

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 09/27/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/584,728	06/01/2000	Tsutomu Yoshimura	49657-700	5073
20277	7590 09/27/2004		EXAM	INER
MCDERMOTT WILL & EMERY LLP			TRAN, KHANH C	
600 13TH STREET, N.W. WASHINGTON, DC 20005-3096			ART UNIT	PAPER NUMBER
***************************************	,		2631	

Please find below and/or attached an Office communication concerning this application or proceeding.

•		
;	Application No.	Applicant(s)
•	09/584,728	YOSHIMURA ET AL.
Office Action Summary	Examiner	Art Unit
	Khanh Tran	2631
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address
A SHORTENED STATUTORY PERIOD FOR REITHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a reply within the statutory minimum of thi iod will apply and will expire SIX (6) MO atute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on <u>06</u> 2a) This action is FINAL . 2b) T 3) Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal ma	• •
Disposition of Claims		
4) ☐ Claim(s) 4-15 is/are pending in the application 4a) Of the above claim(s) is/are without 5) ☐ Claim(s) 5-13 and 15 is/are allowed. 6) ☐ Claim(s) 4 and 14 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	drawn from consideration.	
Application Papers		
9) ☐ The specification is objected to by the Exam 10) ☑ The drawing(s) filed on 01 June 2000 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. The oath or declaration is objected to by the	: a)⊠ accepted or b)⊡ objo the drawing(s) be held in abeya rection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the p application from the International Bur * See the attached detailed Office action for a	ents have been received. ents have been received in a priority documents have been reau (PCT Rule 17.2(a)).	Application No n received in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152)

Application/Control Number: 09/584,728

Art Unit: 2631

DETAILED ACTION

1. The Amendment filed on 04/07/2004 has been entered. Claims 4-15 are pending in this Office action.

Response to Arguments

- 2. Applicant's arguments, see pages 2-4, filed on 04/07/2004, with respect to the rejection(s)of claim(s) 4 and 14 under 35 U.S.C 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of admitted prior art and Kobayashi et al. U.S. Patent 5,576,643.
- 3. In the last Office action, the Examiner errs in the rejection of claims 4 and 14 by misstating Kobayashi teachings. A new ground of rejection is made with the same references presented in the last Office action.
- 4. In response to Applicants' comments regarding claim 4, the original claim 4 was indicated allowable in the first Office action if claim was rewritten in independent form including all including all of the limitations of the base claim and <u>any intervening</u> <u>claims</u>. However, in rewriting claim 4 in independent form, the applicant omits original claim 2 on which claim 4 depended. In doing that, claim 4 has been broadened in scope, and is rejected again in this Office action.

Page 2

Application/Control Number: 09/584,728 Page 3

Art Unit: 2631

5. The objection of the Drawings has been withdrawn after Applicants point out claimed subject matter in the Drawings.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 4 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art in view of Kobayashi et al. U.S. Patent 5,576,643.

Regarding claim 4, admitted prior art discloses in figure 8 a conventional digital synchronous circuit including:

- a multi-phase clock generating circuit 10 for outputting n clock signals CLK1
 to CLKn;
- a plurality of first latch circuits for taking in an input data signal according to corresponding ones of said plurality of clock signals;
- a plurality of second latch circuits for taking in and holding outputs of first latch circuits;
- However, admitted prior art does not show a control circuit for outputting a control signal to the second latch circuits according to a change in the input data signal. Kobayashi et al. invention discloses a data transfer circuit device

Art Unit: 2631

including a data transfer circuit, a latch control circuit and a data latch circuit. According to one embodiment as shown in figure 2B, the data transfer circuit 6 outputs data D in response to an externally supplied transfer signal TR. The latch control circuit 7 generates a data latch signal DL based on an externally supplied latch control signal and on a data D supplied from the data transfer circuit 6. Kobayashi et al. further shows a latch control circuit 70 in accordance with a second embodiment of the invention, see figure 6. The latch control circuit 70 is very similar to the latch control circuit in figure 4. In figure 4, inverters 9a and 9c and the transistors Tr1 and Tr2 form a mask signal generating circuit which generates a mask signal at node N2 which set N2 low, see column 4 lines 54-62, also figure 5. In figure 6, an inverter 9h and transfer gates 10a and 10b are provided in place of the transistors Tr1 and Tr2 of the latch control circuit in figure 4. In view of that, inverters 9a, 9c, 9h, transfer gates 10a and 10b form the mask signal generating circuit which generates a low level mask signal at node N2 having a pulse width in accordance with the delay time defined by the inverter circuit 9c, see column 6 lines 17-45. Kobayashi et al. further expresses (see column 8, lines 10-21) that the mask signal at least in part determining a time delay between the transfer signal and the generation of the data latch (DL) signal. In light the foregoing discussion, the mask signal generating circuit described in the second embodiment is equivalent to the claimed pulse generator, wherein a mask signal is generated in response to input data D as shown in figure 6.

Art Unit: 2631

Figure 5 shows that the data latch (DL) signal does not go high when data is being switched, and goes high when the data stabilized after the delay time determined by the inverter circuit 9c. Figure 5 shows outputs N3 N4 N5 N6 from the inverters 9b 9d 9g 9e effectively delay the data latch (DL) signal by a prescribed delay time determined by inverter 9c until data is stabilized. Hence, the inverters 9b 9d 9g 9e performs an equivalent function of a delay circuit, as claimed in the instant application, for receiving the output of the mask generating circuit and causing delay by a prescribed time delay. In light of the aforementioned discussion, the latch control circuit 70 performs equivalent function of the claimed control circuit.

- Kobayashi et al. invention provides a data transfer device, which precisely controls data transfer while preventing unstable data from being latched. Kobayashi et al. disclosure is in the same field of endeavor with the instant application. Furthermore, Kobayashi et al. teaches utilization of the latch circuit to solve the problem of indefinite state of data that the prior art encounters. Therefore, one of ordinary skill in the art would have been motivated to modify admitted prior art to include a latch control circuit, as taught by Kobayashi et al., to prevent indefinite state of data before transferring data.

Application/Control Number: 09/584,728 Page 6

Art Unit: 2631

Regarding claim 14, admitted prior art further shows, in figure 8, a clock phase determination circuit 50 and a selector 60 that perform the same functionality as claimed in the instant application.

Allowable Subject Matter

7. Claims 5-13 and 15 are allowed.

Regarding claim 5, said claim is directed to a digital synchronous circuit wherein the digital synchronous circuit has been amended to claim uniquely distinct features "wherein said control circuit includes a first pulse generating circuit for generating a first pulse signal according to a change in said input data signal" and "a third latch circuit for receiving said first pulse signal at a data input node and a clock input node" and "a level determination circuit for outputting a detection signal when potential of an output signal from said third latch circuit has crossed a reference potential" and "a second pulse generating circuit for generating a second pulse signal according to a change in potential of said detection signal and outputting said second pulse signal as said control signal". The closest prior art, Kobayashi et al. (US Patent 5,576,643) disclosing a data transfer circuit device, either singularly or in combination, fail to anticipate or render the above underlined limitations obvious.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Tran whose telephone number is 571-272-3007. The examiner can normally be reached on Tuesday - Friday from 08:00 AM - 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on 571-272-3021. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KCT

Hanhoong Fran